TU-VHDL/Task1/gates.vhdl
2025-02-10 20:28:13 +01:00

8 lines
165 B
VHDL

library IEEE;
use IEEE.std_logic_1164.all;
entity gates is
port( A,B,C,D : in std_logic;
O : out std_logic);
end gates;