TU-VHDL/17_syncROM_Example/17_syncROM_Example.vhdpproj
2025-02-10 20:28:13 +01:00

10 lines
251 B
Plaintext

<Project>
<ItemGroup>
<File Include="clkgen.vhd" />
<File Include="design.vhd" />
<File Include="testbench.vhd" />
</ItemGroup>
<PropertyGroup>
<HardwareStartPath>testbench.vhd</HardwareStartPath>
</PropertyGroup>
</Project>