TU-VHDL/Task7/pwm.vhdl
2025-02-10 20:28:13 +01:00

8 lines
149 B
VHDL

library IEEE;
use IEEE.std_logic_1164.all;
entity pwm is
port( CLK : in std_logic;
O : out std_logic);
end pwm;