library IEEE;
use IEEE.std_logic_1164.all;


entity MyDesign is
  port (clk_i :   in std_logic;
        data_i :   in std_logic);
end MyDesign;


architecture behavior of MyDesign is
begin

end behavior;